

极低噪声系数，应用于全球导航卫星系统的低噪声放大器

特性

- 采用专利的智能线性度增强技术 (SLT) 以减轻射频环境干扰；
- 极低的噪声系数：0.53dB；
- 高功率增益：18.0dB；
- 高线性度 IIP3oob：+6.5dBm；
- 高输入 1dB 压缩点：-7.6dBm；
- 简单的 PCB 应用，只需一个外置的匹配电感；
- 输出内部匹配到 50 欧姆；
- 工作电压：1.5V~3.6V；
- 工作频率：1550~1615MHz；
- 纤小的 1.5mmX1.0mmX 0.55mm DFN 6L 封装
- 3kV HBM 静电保护(包括 RFIN 和 RFOUT 引脚)

应用

- 手机、平板电脑、数码相机
- 个人导航设备、射频前端模组
- 完整的 GPS 芯片模组
- 防盗保护设备


描述

AW5005DNRZ 是一款适用于 GPS，格洛纳斯，伽利略和北斗等全球导航卫星系统 (GNSS) 的低噪声放大器。其外围元器件简单，只需要一个外置输入匹配电感，节省占板面积，是一款经济高效的解决方案。

AW5005DNRZ 采用专利的智能线性度增强技术 (SLT)，具有极低噪声系数，高线性度，高增益等特性，可支持低至 1.5V，高至 3.6V 的供电电压。所有这些特性使得 AW5005DNRZ 成为 GNSS 低噪声放大器的最佳选择，极低的噪声系数大大地改善了灵敏度，高线性度使得系统能更好地抵抗带外干扰，并且降低了前级的滤波要求，进而降低了 GNSS 接收机的总成本。

AW5005DNRZ 采用纤小的 1.5mm x 1.0 mm x 0.55 mm DFN-6L 封装，额定的工作温度范围为-40°C至 85°C。

引脚分布及标记图



A---AW5005DNRZ；XY---生产跟踪码

图 1. AW5005DNRZ 引脚分布及标识图

Ultra-Low Noise Amplifier for Global Navigation Satellite Systems (GNSS)

FEATURES

- Reduce RF environment Interference with patented Smart-Linearity-Technology (SLT);
- Ultra low noise figure(NF)=0.53dB;
- High power gain=18.0dB;
- High linearity IIP3oob=+6.5dBm;
- High input 1dB-compression point=-7.6dBm;
- Requires only one input matching inductor;
- RF output internally matched to 50 ohm;
- Supply voltage: 1.5V to 3.6V;
- Operating frequencies: 1550~1615MHz;
- Slim DFN-6L package:1.5mmX1.0mmX0.55mm
- 3kV HBM ESD protection (including RFIN and RFOUT pin)

APPLICATIONS

- Smart phones, feature phones,
- Tablet PCs,
- Personal Navigation Devices,
- Digital Still Cameras, Digital Video Cameras;
- RF Front End modules;
- Complete GPS chipset modules;
- Theft protection(laptop, ATM);


INTRODUCTION

The AW5005DNRZ is a Low Noise Amplifier designed for Global Navigation Satellite Systems (GNSS) as GPS, GLONASS, Galileo and Compass. The AW5005DNRZ requires only one external input matching inductor, reduces assembly complexity and the PCB area, enabling a cost-effective solution.

The AW5005DNRZ with patented Smart Linearity Technology (SLT) achieves ultra low noise figure, high linearity, high gain, over a wide range of supply voltages from 1.5V up to 3.6V. All these features make AW5005DNRZ an excellent choice for GNSS LNA as it improves sensitivity with low noise figure and high gain, provide better immunity against out-of-band jammer signals with high linearity, reduces filtering requirement of preceding stage and hence reduces the overall cost of the GNSS receiver.

The AW5005DNRZ is available in a small lead-free, RoHS-Compliant, 1.5mm x 1.0mm x 0.55mm 6-pin DFN package.

PIN CONFIGURATION AND MARKING



A---AW5005DNRZ; XY---Manufactory trace No.

Figure 1. AW5005DNRZ Pin Configuration and Marking

TYPICAL APPLICATION




Figure 2. Application Schematic AW5005DNRZ

For a list of components see [Table 6](#) and [Table 7](#).

ORDER INFORMATION

Table 1. Order Information

Part Number	Temperature	Package	RoHS	Mark	SPQ
AW5005DNRZ	-40°C ~ 85°C	1.5mm x 1.0 mm x 0.55mm DFN-6L	Yes	A	Tape and Reel 3000pcs/Reel

AW5005□□□Z
 R : Tape&Reel
 DN: DFN

ABSOLUTE MAXIMUM RATINGS ¹⁾

Table 2 . Limiting Values

Parameter	Symbol	Values			Unit
		Min.	Typ.	Max.	
Supply Voltage at pin VCC	V _{CC}	-0.3	-	5.0	V
Voltage at pin EN ²⁾	V _{EN}	-0.3	-	5.0	V
Current into pin VCC	I _{CC}	-	-	30	mA
RF input power ³⁾	P _{IN}	-	-	10	dBm
Package thermal resistance	θ _{JA}	-	148.2		°C/W
Junction temperature	T _J	-	-	150	°C
Storage temperature range	T _{STG}	-65	-	150	°C
Ambient temperature range	T _{amb}	-40	-	85	°C
Solder temperature(10s)		-	260	-	°C
ESD range					
HBM ⁴⁾			±3000		V
MM ⁵⁾			±250		V
Latch-up					
Standard : JEDEC STANDARD NO.78D NOVEMBER 2011			+IT: +400 -IT: -400		mA mA

Note1: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Note2: Warning: due to internal ESD diode protection, the applied DC voltage should not exceed 5.0V in order to avoid excess current.

Note3: The RF input and RF output are AC coupled through internal DC blocking capacitor.

Note4: HBM standard: MIL-STD-883H Method 3015.8.

Note5: MM standard: JEDEC EIA/JESD22-A115.

ELECTRICAL CHARACTERISTICS

Table 3 . Electrical Characteristics

(AW5005DNRZ EVB¹⁾; $V_{CC}=1.5$ to $3.6V$, $T_A=-40\sim+85^{\circ}C$, $f=1550MHz$ to $1615MHz$; Typical values are at $V_{CC}=2.8V$ and $T_{amb}=+25^{\circ}C$, $f=1575.42MHz$, unless otherwise noted.)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
DC ELECTRICAL CHARACTERISTICS						
V_{CC}	Supply Voltage		1.5	-	3.6	V
I_{SD}	Shut-Down Current	EN=Low			1	μA
I_{CC}	Supply Current	EN=High		6.9	15.0	mA
V_{EN}	Digital Input-Logic High		0.80			V
V_{EN}	Digital Input-Logic Low				0.45	V
AC ELECTRICAL CHARACTERISTICS						
Gp	Power Gain		16.0	18.0	18.5	dB
RL_{in}	Input Return Loss		8.0	9.5		dB
ISL	Reverse Isolation		25.0	28.5		dB
RL_{out}	Output Return Loss		12.0	14.2		dB
NF	Noise Figure ²⁾	Zs=50 ohm; No jammer		0.53	0.65	dB
Kf	Stability factor	f=20MHz...10GHz	1.0			
NF_j	Noise Figure with jammer	Pjam=-20dBm; fjam=850MHz		0.72	1.10	dB
		Pjam=-20dBm; fjam= 1850MHz		1.14	1.50	dB
IP_{1dB}	Inband input 1dB-compression point	f=1575.42MHz;	-9.0	-7.6		dBm
$IIP3_{oob}$	Out-of-band input 3 rd -order intercept point	f1= 1712.7MHz; f2=1850MHz; Pin=-20dBm	+4.0	+6.1		dBm
$IIP3_{oob}$	Out-of-band input 3 rd -order intercept point	f1= 1712.7MHz; f2=1850MHz; Pin=-30dBm	+4.5	+6.5		dBm
$IIP2_{oob}$	Out-of-band input 2 nd -order intercept point	f1= 824.6MHz; f2=2400MHz; Pin=-20dBm	-2.0	-1.2		dBm
$IIP2_{oob}$	Out-of-band input 2 nd -order intercept point	f1= 824.6MHz; f2=2400MHz; Pin=-30dBm	-2.0	-1.2		dBm
H2-input referred	LTE band-13 2 nd Harmonic	f=787.76MHz; Pin=-25dBm; f _{H2} =1575.52MHz		-74.4	-70.0	dBm
t_{on}	Turn-on time ³⁾			2.2	2.5	μs
t_{off}	Turn-off time ³⁾			1.7	2.0	μs

Table 4 . Electrical Characteristics

(AW5005DNRZ EVB1); VCC=1.5 to 3.6V, TA=-40~+85°C, f=1550MHz to 1615MHz; Typical values are at VCC=1.8V and Tamb=+25°C, f=1575.42MHz, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
DC ELECTRICAL CHARACTERISTICS						
V _{CC}	Supply Voltage	1.5	-	3.6	V	
I _{SD}	Shut-Down Current	EN=Low		1.0	μA	
I _{CC}	Supply Current	EN=High	6.2	15.0	mA	
V _{EN}	Digital Input-Logic High	0.80			V	
V _{EN}	Digital Input-Logic Low			0.45	V	
AC ELECTRICAL CHARACTERISTICS						
G _p	Power Gain	16.0	17.5	18.0	dB	
RL _{in}	Input Return Loss	7.0	9.0		dB	
ISL	Reverse Isolation	25.0	28.0		dB	
RL _{out}	Output Return Loss	12.0	14.5		dB	
NF	Noise Figure ²⁾	Zs=50 ohm; No jammer	0.54	0.70	dB	
Kf	Stability factor	f=20MHz...10GHz	1.0			
NF _j	Noise Figure with jammer	Pjam=-20dBm; fjam=850MHz	0.76	1.10	dB	
		Pjam=-20dBm; fjam= 1850MHz	1.18	1.50	dB	
IP _{1dB}	Inband input 1dB-compression point	f=1575.42MHz	-14.0	-12.5	dBm	
IIP _{3oob}	Out-of-band input 3 rd -order intercept point	f1= 1712.7MHz; f2=1850MHz; Pin=-20dBm;	-1	0.7	dBm	
IIP _{3oob}	Out-of-band input 3 rd -order intercept point	f1= 1712.7MHz; f2=1850MHz; Pin=-30dBm;	0	2.5	dBm	
IIP _{2oob}	Out-of-band input 2 nd -order intercept point	f1= 824.6MHz; f2=2400MHz; Pin=-20dBm;	-3	-1.9	dBm	
IIP _{2oob}	Out-of-band input 2 nd -order intercept point	f1= 824.6MHz; f2=2400MHz; Pin=-30dBm;	-3	-1.7	dBm	
H2-input referred	LTE band-13 2 nd Harmonic	f=787.76MHz; Pin=-25dBm; f _{H2} =1575.52MHz		-72.6	-70.0	dBm
t _{on}	Turn-on time ³⁾		2.2	2.5	μs	
t _{off}	Turn-off time ³⁾		1.7	2.0	μs	

Note1: input matched to 50 ohm using a high quality-factor 9.1nH inductor.

Note2: 0.08dB PCB losses are subtracted.

Note3: *Within 10% of the final gain.*

TYPICAL OPERATING CHARACTERISTICS

(AW5005DNRZ EVB; Typical values are at $V_{CC}=2.8V$ and $T_A=+25^\circ C$, $f_{RFIN}=1575.42MHz$, unless otherwise noted.)




Figure 3. Supply current as a function of supply voltage; typical values




Figure 4. Noise Figure as a function of supply voltage; typical values




Figure 5. Power Gain as a function of supply voltage; typical values












Figure 6. Noise Figure as a function of frequency; typical values








Figure 15. out-of-band input IP2 as a function of input power; typical values




Figure 16. out-of-band input IP2 as a function of input power; typical values;




Figure 17. Input Return Loss as a function of frequency; typical values




Figure 18. Input Return Loss as a function of frequency; typical values




Figure 19. Input Return Loss as a function of frequency; typical values




Figure 20. Output Return Loss as a function of frequency; typical values




Figure 21. Output Return Loss as a function of frequency; typical values









Figure 22. Output Return Loss as a function of frequency; typical values





AW5005DNRZ APPLICATION BOARD




Figure 26. Drawing of Application Board




Figure 27. Application Board Cross-Section

TEST CIRCUITS

1. DC Characteristics test: including power supply, pin voltage, supply current, standby current




Figure 28. Circuit for DC test

2. S Parameter test: including input return loss, output return loss, reverse isolation, forward gain, 1dB gain compression.




Figure 29. Circuit for S Parameter test

3. Noise Figure test: including noise figure, power gain.




Figure 30. Circuit for Noise Figure test

4. Intermodulation distortion test: including third-order intercept point.




Figure 31. Circuit for intermodulation distortion test

APPLICATION INFORMATIONS

1.1 EN control

The AW5005DNRZ includes an internal switch to turn off the entire chip: apply logic high to EN to turn on, and a logic low to shut down.

1.2 List of components

- The AW5005DNRZ requires only one external inductor for input matching. If the device/phone manufacturers implement very good power supply filtering on their boards, the bypass capacitor mentioned in this application circuit may be optional. With the capacitor we can get better performance like a little higher gain etc. The value is optimized for the best gain, noise figure, return loss performance. Typical value of inductor is 9.1nH, capacitor is 1nF. For schematics see [Figure2](#).
- The output of AW5005DNRZ is internally matched to 50 ohm and a DC blocking capacitor is integrated on-chip, thus no external component is required at the output.
- The AW5005DNRZ should be placed close to the GPS antenna with the input-matching inductor. Use 50-ohm microstrip lines to connect RF INPUT and RF OUTPUT. Bypass capacitor should be located close to the device. For long Vcc lines, it may be necessary to add more decoupling capacitors. Proper grounding of the GND pins is very important.

Table6 lists the recommended inductor types and values; Table 7 lists the recommended capacitor types and values.

Table6: list of inductor

Part Number	Inductance	Q(min)	Q Test Frequency	Supplier	Size
Units	nH		MHz		
LQW15A	9.1	25	250	Murata	0402
SDWL1005C	9.1	24	250	Sunlord	0402
HQ1005C	9.1	22	250	Sunlord	0402

Table7: list of capacitor

Part Number	Capacitance	Rated Voltage	Supplier	Size
Units	pF	V		
GRM155	1000	50	Murata	0402

PACKAGE INFORMATION






Figure 32. Package Outline

TAPE&REEL DESCRIPTION



Notes:

1. 10 procket hole pitch cumulative tolerance ± 0.2
2. The meander of the tape is assumed with 1mm or less every 100mm between 250mm
3. MATERIAL: CONDUCTIVE POLYSTYRENE
4. ALL DIMS IN MM
5. There must not be foreign body adhesion and the state of the surface must be excellent
6. 17" PAPER-Reel, 125000 pockets (500m)
7. Surface resistance 1×10^{11} (max) OHMS/SQ



NOTES:

1. ALL DIMS IN MM;
2. General Tolerance ± 0.25 mm.

Figure 33. Tape and Reel

REFLOW




Figure 34. Package Reflow Oven Thermal Profile

Reflow Note	Spec
Average ramp-up rate (217°C to Peak)	Max. 3°C/sec
Time of Preheat temp.(from 150°C to 200°C)	60-120sec
Time to be maintained above 217°C	60-150sec
Peak Temperature	>260°C
Time within 5°C of actual peak temp	20-40sec.
Ramp-down rate	Max. 6°C/sec
Time from 25°C to peak temp	Max. 8min.

FOOTPRINT INFORMATION




Figure 35. Footprint

REVISION HISTORY

Table 8. Revision history

Document ID	Release date	Change notice	Supersedes
AW5005DNRZ_V1.0	2016-12	Product data sheet	--

Notice: Shanghai Awinic Technology Co. Ltd cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an Awinic product. No circuit patent licenses are implied. Awinic reserves the right to change the circuitry and specifications without notice at any time.